Proximity Effect Transfer from NbTi into a Semiconductor Heterostructure
  via Epitaxial Aluminum by Drachmann, A. C. C. et al.
Proximity Effect Transfer from NbTi into a
Semiconductor Heterostructure via Epitaxial Aluminum
A. C. C. Drachmann,1 H. J. Suominen,1 M. Kjaergaard,1
B. Shojaei,2 C. J. Palmstrøm,2, 3 C. M. Marcus,1 and F. Nichele1
1Center for Quantum Devices and Station Q Copenhagen, Niels Bohr Institute
University of Copenhagen, Universitetsparken 5, 2100 Copenhagen, Denmark
2Materials Department, University of California, Santa Barbara, CA 93106, USA
3Department of Electrical and Computer Engineering,
University of California, Santa Barbara, CA 93106, USA
(Dated: December 1, 2016)
We demonstrate the transfer of the superconducting properties of NbTi—a large-gap high-critical-
field superconductor—into an InAs heterostructure via a thin intermediate layer of epitaxial Al.
Two device geometries, a Josephson junction and a gate-defined quantum point contact, are used
to characterize interface transparency and the two-step proximity effect. In the Josephson junction,
multiple Andreev reflection reveal near-unity transparency, with an induced gap ∆∗ = 0.50 meV
and a critical temperature of 7.8 K. Tunneling spectroscopy yields a hard induced gap in the InAs
adjacent to the superconductor of ∆∗ = 0.43 meV with substructure characteristic of both Al and
NbTi.
Intimate coupling between semiconductors (Sm) and
superconductors (S) gives rise to novel applications of
superconducting electronics [1], as well as superconduct-
ing qubits [2] and new topological states of matter [3, 4].
A critical building block for S/Sm hybrids system is a
transparent interface, ensuring high probability of An-
dreev reflection [5, 6]. However, obtaining a transpar-
ent S/Sm interface has been a technological challenge for
decades [7–9]. Recent work has largely resolved the inter-
face problem by realizing epitaxial growth of Al on InAs
via molecular beam epitaxy (MBE), both for nanowires
[10, 11] and, more recently, for two-dimensional electron
gases (2DEGs) [12], which are better suited for realiz-
ing complex, branched devices [3]. Focusing on InAs
2DEGs with epitaxial Al, high interface transparency and
a hard induced superconductive gap ∆∗ = 0.18 meV have
been measured both by tunneling spectroscopy via a S-
quantum point contact (QPC)-Sm junction [13] and by
analysis of multiple Andreev reflection (MAR) in a S-Sm-
S junction [14].
Despite its modest superconducting gap, critical tem-
perature and critical magnetic field, Al has been the ma-
terial of choice for Sm-S epitaxy to date because it is
present in conventional III-V MBE systems and is com-
patible with standard fabrication recipes. In situ de-
position (without breaking vacuum) or direct epitaxial
growth of larger gap superconductors has proven chal-
lenging and requires dedicated growth systems. As an
alternative, we demonstrate in this work the transfer
of large-gap properties of NbTi via the proximity effect
through a thin epitaxial Al layer into an InAs 2DEG.
Starting from an InAs heterostructure with epitaxial
Al, we pattern ex situ a NbTi-based superconductive
layer using standard lithographic techniques. The NbTi
layer enhances the Al gap by the proximity effect [15, 16],
which in turn results in an enhanced induced gap in the
InAs 2DEG. As the processing only involves the top-
most Al surface, the high transparency of the epitaxial
InAs/Al interface is not affected. As discussed below, the
induced gap in the InAs 2DEG is found to be more than
twice as large as both the induced gap using Al alone
[13, 14] and the gap of the Al itself. The method can
be extended to other choices of top-layer superconductor
[15].
We investigate two device geometries, an S-Sm-S
Josephson junction and a S-QPC-Sm junction. The S-
Sm-S device shows pronounced MAR features, indicat-
ing high transparency, and we extract an induced gap,
∆∗ = 0.50 meV and a critical temperature, Tc = 7.7 K,
with the zero resistance state across the junction persist-
ing up to 3.7 K. Tunnel spectroscopy in the S-QPC-Sm
device yields an induced gap of 0.43 meV and a hardness
of the induced gap (measured by a sub-gap conductance
suppression in the tunnel regime) comparable to the theo-
retical limit for S/Sm junctions [17]. Tunnel spectroscopy
in a magnetic field reveals a gap closing at a critical in-
plane field value of B||,c ∼ 750 mT, a value 2.5 times
larger than in similar systems without NbTi [13].
The InAs heterostructure, grown on an undoped GaSb
wafer along the [001] crystallographic direction, is shown
in Fig. 1(a). The active region is similar to previous stud-
ies [12], but with a nominal 25 nm epitaxial Al layer,
instead of the 10 nm Al layer used previously. Thicker
Al allowed this layer to be thinned during fabrication
without risking etching down to the interface, as dis-
cussed below. Transport measurements in a Hall bar
with the Al removed were used to extract a mobility of
10, 000 cm2/Vs at a density of 1× 1012 cm−2.
Critical fabrication steps are outlined in Fig. 1b, with
full details given in the Supplemental Material [18]. First,
areas for NbTi deposition are patterned using electron-
beam lithography. Inside the deposition chamber, the
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FIG. 1. (a) MBE-grown InAs/Al hybrid heterostructure. (b) Illustration of superconductor deposition and patterning. The
native Al oxide is removed in the lithographically defined areas by Ar ion milling, leaving behind a ragged top surface of Al.
The NbTi superconductor stack is then deposited without breaking vacuum. After liftoff, the NbTi stack serves as an aligned
etch mask for an Al wet etch. (c) The NbTi stack includes a Ti layer to promote adhesion and a NbTiN capping to prevent
oxidation. (d) False-color electron micrograph of an S-Sm-S device after the Al etch similar to the sample measured. (e)
False-color electron micrograph of the finished S-QPC-Sm device.
native oxide on Al is removed using Kaufman Ar milling,
followed immediately by evaporating Ti and sputter-
ing NbTi/NbTiN without breaking vacuum, as shown
in Fig. 1(c). The Ti bottom layer promotes adhesion
and the NbTiN top layer prevents subsequent oxidation.
Following liftoff, the patterned NbTi forms a self-aligned
mask for a selective Al etch. Fabrication steps not shown
in Fig. 1(b) include mesa etching, deposition of 50 nm
of HfO2 by atomic layer deposition, and evaporation of
Ti/Au top gates.
Figure 1(d) shows an S-Sm-S device similar to the one
measured. The measured device had a separation be-
tween the superconducting banks of 150 nm and a width
of 4.3 µm [19]. Figure 1(e) shows the measured S-QPC-
Sm device. All measurements were carried out using
standard AC lock-in techniques in a dilution refrigera-
tor with base temperature of 35 mK. The S-Sm-S device
was measured with a 5 nA current bias; the S-QPC-Sm
device was measured with a 10 µeV voltage bias.
The induced gap under the superconducting leads
[6, 20] and the interface transparency [21] can be ex-
tracted from MAR measurements in the S-Sm-S junc-
tion. As discussed in Ref. [14], a characteristic feature
of InAs/epitaxial Al Josephson junction is that sub-gap
MAR features appear as peaks in resistance rather than
in conductance, a consequence of the high S/Sm interface
transparency. Differential resistance dV/dI as a func-
tion of DC bias IDC at various temperatures is shown in
Fig. 2(a). At base temperature, the critical current, IC =
7.5 µA, with normal-state resistance RN = 53 Ω reached
at IDC = 45 µA. The ICRN product was 0.40 meV and
critical current density was 1.74 µA/µm, both consider-
ably larger than that measured S-Sm-S junctions with
epitaxial Al alone [14].
As seen in Fig. 2(b) the junction remains in the zero-
resistance state up to 3.7 K, above which resistance in-
creases up to a plateau at 53 Ω, which we interpret as the
normal-state resistance of the junction. The sharp tran-
sition at 7.7 K is associated with the critical temperature
of the NbTi contacts. The differential resistance displays
pronounced MAR features, appearing as sharp peaks in
resistance [or dips in conductance, see Fig. 2(c)].
From the MAR relation eV = 2∆∗/nMAR, a linear fit
of the inverse MAR index 1/nMAR as a function of the
voltage bias V , [Fig. 2(c) inset] yields a base tempera-
ture induced gap ∆∗ = 0.51 meV. Repeating the proce-
dure over a range of temperatures yields ∆∗(T ), shown
in Fig. 2(d) along with a fit to the BCS form [22],
∆∗(T ) = ∆∗(0) tanh
(
1.74
√
Tc
T
− 1
)
, (1)
giving ∆∗(0) = 0.50 meV and Tc = 7.8 K as fit param-
eters. Experimental data and the BCS fit are in good
agreement.
A requirement for the use of S/Sm devices for certain
applications, including topological quantum computing,
is the absence of sub-gap states, reflected in a small sub-
gap conductance. Using the approach of Ref. [10, 13],
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FIG. 2. Characterization of a S-Sm-S device similar to that
shown in Fig. 1(d). (a) Differential resistance as a function
of temperature, showing harmonic structures due to MAR
resonances. Traces are successively offset by 6 Ω. Peaks
in resistance corresponding to different order of MAR reso-
nances are highlighted by symbols: : 2nd, N: 3rd, H: 4th
and : 5th. (b) Critical current (left axis) and zero bias
resistance (right axis) as a function of temperature. Ic is ex-
tracted from (a) and the zero bias resistance was measured
while increasing temperature, here binned in steps of 0.01
K. (c) Differential conductance vs voltage at base tempera-
ture showing dips/peaks arising from MAR. 2nd to 5th order
MAR are highlighted as in (a). Inset shows how the induced
gap, ∆∗, is extracted from linear fit to the MAR formula
eV = 2∆∗/nMAR. (d) Temperature dependence ∆∗ extracted
as shown in the inset of (c), is fitted by Eq. 1 with Tc and ∆
∗
as parameters. Colors are used to enable comparison of data
between sub-figures.
we measured electron tunneling near the S/Sm interface
using a gate-defined QPC fabricated on top of an ALD
oxide. A false colored SEM of the device is shown on
Fig. 1(e).
Figure 3(a) shows the differential conductance dI/dV
as a function of source-drain bias VSD where the gates
are energized to set the QPC in the tunneling regime.
In this case, the differential conductance maps the local
density of states, allowing the induced gap ∆∗ at the po-
sition of the QPC to be directly measured. Defining 2∆∗
as the peak to peak separation gives ∆∗ = 0.43 meV,
as shown in Fig. 3(a), similar to the value measured via
MAR. In addition to the large energy gap—a factor ∼ 2.3
larger than the Al-only case [13])—the hardness of the
gap at zero energy is not affected by the additional fab-
rication. To demonstrate this, we measure similar curves
as Fig. 3(a) for different values of out-of-gap conductance,
which result in varying in-gap conductance, and produce
the parametric plot of Fig. 3b (markers). These data are
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FIG. 3. Characterization of the S-QPC-Sm device shown in
Fig. 1(e). (a) Differential conductance dI/dV as a function of
the voltage drop across the QPC Vsd. Data is measured with
the S-QPC-Sm device in the tunnel regime. An induced gap,
∆∗, is extracted as half the peak-to-peak distance. For com-
parison the gap of bulk Al ∆Al = 0.18 meV is also displayed.
(b) Zero-bias conductance, G(Vsd = 0) versus an averaged of
conductance at high finite bias G(|Vsd| > 3.0 mV). Values are
extracted from a bias-gate-2D map of conductance, shown in
the appendix and are slightly binned. Black curve is a the-
oretical prediction for perfectly transparent junctions, eq. 2,
with no free parameters.
compared to theory of a single mode S/Sm interface [17],
Gns = 2G0
G2nn
(2G0 −Gnn)2 , (2)
with no fit parameters.
Here Gns is the conductance in the superconducting
regime, Gnn is the normal state conductance (measured
at high source drain bias) and G0 = 2e
2/h is the con-
ductance quantum. The agreement is remarkable up to
four order of magnitude, demonstrating our devices op-
erate in the theoretical limit of low in-gap conductance.
The complete data set is presented in the Supplemental
Material [18].
In order to drive the system in the topological regime, a
necessary condition is that the Zeeman splitting in InAs,
gSmµBB, exceeds ∆
∗ while the parent superconductor
remains gapped. Previous measurements on InAs/Al
heterostructures showed a gap closing at in-plane fields
B|| ∼ 300 mT, compatible with gSm ∼ 10, a reasonable
value for InAs [13]. Similar measurements presented in
Fig. 4(a,b) indicate a gap closing for in-plane magnetic
fields of B||,c ∼ 750 mT, consistent with an induced gap
2.3 times larger than experiments with epitaxial Al. We
note that gap closing is not linked to the quenching of
superconductivity in the parent superconductor as NbTi
can sustain much larger fields than those used here. A
different situation is observed when the field is applied
out-of-plane, as shown in Fig. 4(c,d). In this case the
most prominent effect is not a gap closing (the ±∆∗
peaks do not approach zero), but rather a gap soften-
ing above 100 mT that makes the gap indistinguishable
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FIG. 4. Magnetic field dependence of the S-QPC-Sm device
of Fig. 1(e). (a) Differential conductance dI/dV as a function
of source-drain voltage Vsd and parallel field B||, perpendic-
ular to the current. Four colored lines show the B|| values
of the line cuts in (b). (c) dI/dV as a function of Vsd and
out-of-plane field B⊥. Four colored lines show the B⊥ values
of the line cuts in (d)
from the background. We interpret the softening as due
to dephasing of Andreev pairs in the presence of vortices
penetrating the S/Sm stack in a large out-of-plane fields
[22].
The possibility to locally control the induced gap (and
critical field) in the Sm by combining regions with only
epitaxial Al or with NbTi/Al stacks allows the realization
of complex devices required for future studies of topo-
logical states of matter [23]. For example, NbTi could
be used to realize superconductive leads that persist in
the trivial regime while one dimensional devices, prox-
imatized by epitaxial Al only, undergo the topological
transition.
In summary, we have demonstrated a method for ob-
taining a S/Sm heterostructure with high interface trans-
parency and a large, controllable induced gap. The pro-
cessing is based on MBE grown InAs/Al heterostruc-
tures and ex-situ deposition of a large-gap superconduc-
tor. The technique does not compromise the epitaxial
interface and so should be compatible with a variety of
materials and processing technologies. Our results sug-
gest a path toward semiconductor-superconductor elec-
tronics, both conventional and topological, operating in
the temperature range of liquid helium or pulse tube cool-
ers.
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5SUPPLEMENTAL MATERIAL
This supplemental Material Section describes the ex-
perimental procedures used to fabricate the devices pre-
sented in the main text and presents additional electrical
measurements
FABRICATION TECHNIQUES
Here we present detailed information on the fabrication
of the reported devices. All patterning was done by e-
beam lithography and unless otherwise stated, standard
PMMA resist was used. To reduce exposure time, all de-
signs were divided into inner structures with small beam
current and outer structures with larger beam current.
To enable alignment of consecutive exposures, align-
ment marks are made from a Ti/Au (5/100nm) deposi-
tion. The marks are placed near the edge, all around the
2.5×5 mm2 chip.
Argon Milling and NbTi deposition
Starting from the blank chip with alignment markers,
we spin coat an MMA/CZAR resist bilayer. The choice of
this resist stack is particularly important for a successful
Ar etching and deposition step. In particular, the bottom
MMA layer provides a sizable undercut to facilitate the
lift-off of closely spaced contacts while the CZAR layer
can sustain prolonged Ar milling times.
Argon Milling is used to remove the native oxide that
forms on the epitaxial Al upon exposure to air, allowing
the NbTi to directly contact the metallic Al. For this step
we used a Kaufman ion source installed in the supercon-
ductor deposition chamber. The etching was performed
with a beam voltage of 600 V, an acceleration voltage of
120 V, an Ar-flow of 30 sccm at 1 mTorr pressure and
with a rotating sample plate. The desired etching depth
in the epitaxial Al is between 10 and 20 nm.
The etching rate of Kaufman source can fluctuate over
long periods of time, requiring a fine tuning of the etching
time prior to each run. In order to reduce the consump-
tion of epitaxial material, two distinct etching rate cali-
brations was performed on Si chips with thermally grown
SiO2 layer. We found that etching 24.5 nm of SiO2 re-
sulted in an optimal etch depth in the epitaxial Al layer.
The etching depth was measured with an optical pro-
filometer for epitaxial Al and a spectral reflectometer for
SiO2. For every etching session, the Kaufman filament
was heated by a 10 minutes milling of an empty sample
plate. The sample was subsequently loaded in the de-
position chamber and two more minutes of milling were
performed on a closed sample shutter before allowing the
Ar ions to reach the sample. The samples presented in
the Main Text were etched 3 min and 31 sec.
Immediately after Ar etching the superconductive
Ti/NbTi/NbTiN stack is deposited in the same chamber.
First 2 nm of Ti are e-beam evaporated to ensure good
contact between NbTi and Al. Second, 60 nm of NbTi
are deposited from a Nb2/3Ti1/3 sputter target with a
beam power of 200 W in a 4 mTorr pressure with an Ar-
gon flow rate of 50 sccm, resulting in a deposition rate
of 10 nm min−1. When the desired NbTi deposition is
terminated, the sample shutter is closed. Third, a N2
flow of 6 sccm is let into the chamber and the shutter
is opened again after 30 sec to deposit 5 nm of NbTiN.
The sample is kept rotating during the entire deposition
to ensure uniformity.
After deposition, the resist bilayer is lifted-off by im-
mersion of the sample in dioxolane. Sputtering deposi-
tion on a undercut resist results in prominent sidewalls,
high and narrow structures that can cause several prob-
lems during the remaining fabrication steps. Most side-
walls were removed by sonication during liftoff of the
sputtered material.
The epitaxial Al wafers do not require specifically de-
signed bonding pads, as low resistance (< 500 Ω) contacts
can generally be obtained by directly bonding on the epi-
taxial Al. In the present case, however, the epitaxial Al
covering the surface (and not protected by NbTi) will be
removed in a subsequent step. For this reason it is im-
portant to deposit NbTi also on the bonding pads of the
mesa structure.
Mesa Etching and Al etching
A new resist-pattern is defined for mesa etching
on standard PMMA. After chemical development with
MIBK:IPA 1:3, the chip is plasma ashed for 60 sec to re-
move possible resist leftovers. The etching is performed
in two steps. First the epitaxial Al, that covers the entire
surface of the wafer, must be removed. Second, the III/V
semiconductor is etched to isolate different devices on the
same chip. The epitaxial Al is removed by a 12 sec etch-
ing in 50 ◦C Transene Aluminum Etchant type D. The
process is terminated first with 30 s stirring in 50 ◦C
DI water and then 30 s stirring in room temperature DI
water.
After blow drying the chip with nitrogen, the III-
V is immediately etched by a prepared room tempera-
ture H2O:C6H8O7:H3PO4:H2O2 (220:55:3:3) solution for
330 s, resulting in an etching dept of about 600 nm.
The ethcing is stopped with stirring in room tempera-
ture DI water. The resist is lifted off with dioxolane,
followed by washes in acetone and isopropanol. At this
point the NbTi forms a self aligned mask that can be
used for etching the epitaxial Al covering the mesas, so
no further electron beam lithography step is needed. The
Al etching step previously described is then repeated, but
with no resist mask.
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FIG. S.1. In-plane field dependence of the S-Sm-S. (a) Differ-
ential resistance dV/dI as a function of source-drain current
Isd and in-plane field B||, applied perpendicular to the cur-
rent flow. Colored squares show B||-values at which line cuts
in (b) are taken. These line cuts are not offset.
Atomic Layer Deposition of HfO2 and gate
deposition
Immediately after removing the unwanted epitaxial
Al, the chip is transferred in an atomic layer deposi-
tion chamber for the growth of 50 nm HfO2 as a gate
insulator. To minimize the exposure of the uncovered
III-V material to oxygen, a constant flow of 20 sccm of
N2 is maintained in the chamber at any stage, also dur-
ing pumping down. HfO2 is deposited by 500 cycles of
Tetrakis(dimethylamido)hafnium pulse and 60 sec wait-
ing time and water pulse and 60 sec waiting time pre-
heated at 90 ◦C.
Top gate deposition is done in two steps, one for the
fine features and the other for larger elements such as
bonding pads. In Fig. 1(e) of the Main Text it is possi-
ble to distinguish the two depositions from their different
metal height and surface roughness. The fine features are
defined in a single PMMA layer by evaporation of 5 nm
Ti/30 nm Au and lift-off. The larger features are defined
in a MMA/PMMA bilayer and require the evaportation
of 50 nm Ti/700 nm Au. In both cases the chips are
plasma ashed for 60 s after development to remove even-
tual resist leftovers.
S-SM-S IN-PLANE FIELD DEPENDENCE
An in-plane field, perpendicular to the current direc-
tion, is applied on the S-Sm-S junction while measuring
critical current IC, see Fig. SS.1. The vector-magnet was
aligned before the measurement. Still IC is fluctuating
at low fields, indicating flux jumps. These stabilizes
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FIG. S.2. Differential conductance dI/dV as a function of
gate voltage VG, at zero bias, close to the pinch-off of the
QPC.
at higher fields until the super-current dies out at
∼500 mT. The sweeps are taken going from negative to
positive, causing heating effects in the negative current
region giving rise to the visible asymmetry of IC.
QPC CONDUCTANCE
Beenakker predicted in 1992 [17] that an Andreev-
enhanced QPC, like the one reported in this work, should
have 4e2/h steps in conductance after pinch-off. This
was observed in an InAs 2DEG with epitaxial Aluminum
S-QPC-Sm junction [13]. Despite the reported S-QPC-
Sm does not show clear step features, presumably for the
lower electron mobility of the wafer used in this work, the
first plateau fluctuates around 4e2/h rather than 2e2/h,
see figure. SS.2.
Conductance in the tunneling regime
The parametric plot presented in Fig. 3(b) of the Main
Text shows the QPC zero bias conductance as a function
of the QPC high-bias conductance (which coincides with
the normal state conductance up to experimental errors).
The parametric plot was obtained from the measurement
presented in Fig. S.3, showing the QPC conductance as
a function of bias Vsd and gate voltage VG close to pinch-
off.
To accurately measure the sample conductance in the
very low transmission regime, we used DC techniques
only in a two-terminal configuration. A line resistance
RLine = 11.8kΩ was determined in a four-terminal mea-
surement at VG = −4.85 V. Figure Fig. S.3 is obtained
by numerical differentiation of the measured DC current
as a function of VSD. The voltage dropping on the QPC
was calculated as Veff = Vsd−IDCRLine. The noise visible
in Fig. SS.3 is presumably due to a combination of the
7differentiation method and intrinsic noise of the device, also noticed in AC measurements.
8VG (mV)
-5400 -5300 -5200 -5100 -5000 -4900
V s
d 
(m
V)
-5
-4
-3
-2
-1
0
1
2
3
4
5
dI
/d
V 
(2e
2 /h
)
0
0.2
0.4
0.6
0.8
1
FIG. S.3. Numerically differentiated current dI/dV vs source-drain voltage Vsd for gate voltages VG close to pinch-off with the
QPC.
